

FIG. 1
(PRIOR ART)

2/14

Coprocessor	Compatible Processor	Coprocessor Characteristics
Intel 8087	Intel 8086/8088	5 Mhz, 70 cycles for add & 700 cycles for log
Intel 80287	Intel 80286	12.5 Mhz, 30 cycles for add & 264 cycles for log
Intel 387DX	Intel 386DX	33 Mhz, 12 cycles for add & 210 cycles for log
Intel i486	Intel i486 (same chip)	33 Mhz, 8 cycles for add & 171 cycles for log
Motorola MC68882	Motorola MC68020/68030	40 Mhz, 56 cycles for add & 574 cycles for log
Weitek 3167	Intel 386DX	33 Mhz, 6 cycles for add & 365 cycles for log by software emulation
Weitek 4167	Intel i486	33 Mhz, 2 cycles for add & not available for log

FIG. 2
(PRIOR ART)

3/14




FIG. 3
(PRIOR ART)

4/14




FIG. 4
(PRIOR ART)

5/14




FIG. 5
(PRIOR ART)




FIG. 6
(PRIOR ART)

7/14




FIG. 7
(PRIOR ART)




FIG. 8
(PRIOR ART)

9/14




FIG. 9
(PRIOR ART)

10/14

Operation	Result	Remainder	Execution Time
32-bit/16-bit	32-bit	16-bit	6 tcy
16-bit/16-bit	16-bit	16-bit	4 tcy
16-bit x 16-bit	32-bit	-	4 tcy
32-bit normalize	-	-	6 tcy
32-bit shift left/right	-	-	6 tcy

Notes:
1) 1 tcy = 1 microsecond at 12 Mhz Oscillator frequency
2) The maximum shift speed is 6 shifts per machine cycle

FIG. 10
(PRIOR ART)

11/14




FIG. 11
(PRIOR ART)

12/14




FIG. 12

13/14




FIG. 13

14/14

REG_F	7	6	5	4	3	2	1	0
REG_E								
REG_D								
REG_C								
REG_B								
REG_A								

145

(REG_F,REG_E,REG_D,REG_C)

DIVISION =

(REG_B,REG_A)

QUOTIENT = (REG_F,REG_E,REG_D,REG_C)

REMAINDER = (REG_B,REG_A)

145

MULTIPLICATION = (REG_D,REG_C) X (REG_B,REG_A)

PRODUCT = (REG_D,REG_C,REG_B,REG_A)

REG_F, and REG_E are unused

145

SHIFT LEFT, SHIFT RIGHT & NORMALIZATION

(REG_D,REG_C,REG_B,REG_A)

REG_F, and REG_E are unused

FIG. 14